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Abstract 
The different thermal stress in multilayer thin films during heating or freezing process can be employed to form the different 
morphologies: wrinkle, buckle, and crack. In this paper, a simple process based on above method is explored to induce and 
control Pd film to crack or delamination with crack which can be used as excellent electrode of surface conduction electron 
emitter. The crack size in Pd film can be limited into the range of 10 nm to 1.3 μm when the freezing time changes from 1 to 120 
seconds. The cracks can also be achieved on the top of delaminate or buckles in Pd film by increasing temperature from room 
environment to 120 ć. The crack position is promoted from 0 to tens microns and the crack angle adjusted from 0 to ~ 60 
degrees. Comparing the field emission characteristics of the different structured nano-gaps (plane crack and delaminating crack), 
larger crack angle is more conductive to tunneling electrons scatting out and the promoted electrodes decrease the distance 
between cathode-anode electrodes of electron emission. With the experiments of current-voltage properties of conducting 
mechanisms on a prototype device of surface conduction electron emitter, it is observed that the power consumption from cracks 
followed the delaminating process is remarkably lower than the simple plane cracks. 
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1. Introduction 
Buckle and crack patterns, a frequent failure mechanism in thin film materials, have many potential applications, 
such as molecular electronics, [1] biosensors, [2] optical gratings, [3] and vacuum microelectronics, etc.. [4] One of 
the up-to-date remarkable applications of nano-gaps is the surface conduction electron emitter (SCE) for flat-panel 
displays (FPDs) and sensors. The surface conduction electron emitter display (SED) is a new type of FPD based 
upon SCEs [5 6 7]. Although, the significant growth of plasma displays (PDPs) and liquid crystal displays (LCDs), 
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which includes the commercial success and technology development rate, are still expected to continue in the FPD 
industry, the SED has various advantages over PDPs and LCDs [8]. SED retains the characteristics of cathode-ray 
tubes (CRTs), that is, high image quality, good color, wide viewing angle, high contrast level, and quick response 
time. In addition, different from the CRTs there are no scanning electron beams and deflection yoke, and relatively 
simple electrodes, the emission of a large number of electrons can be achieved with very low power consumption 
and better response speed. [9] 
The critical process for fabricating SCE is to create nanofissure on electrode surface where the electron emission 
occurs. Three popular methods to create nano-gaps in SCE have been existed: (i) deposition of discontinuous thin 
metal film [10], (ii) expanding crack with hydrogen absorption [11], and (iii) film cracks by Joule heat from pulse 
voltage [12]. Method (i), a multi-scattering model has been used to analyze the trajectory of electrons based on the 
discontinuous electrodes, but the uniformity of scattering electrons from different electrodes on the random 
positions can not be kept up. [3, 4] Method (ii), nano-gaps in Pd strips were obtained by hydrogen absorption under 
high pressure treatment. The resulting lattice constant increase due to the Pd phase transformation from the Į-phase 
to the ȕ-phase after hydrogen absorption is accompanied by a volume expansion of ~12 %. Resulting in a large 
compressive stress in the Pd thin film, a single nanogap per SCE device was obtained at 25 . ć The high gas 
pressure environment must be needed during this method and the film cracks were almost occurred randomly. It is a 
complex process with super precise pressure controlling for Pd lattice expansion evenly. Method (iii), palladium 
oxide (PdO) electrodes were prepared by ink-jet printing which is popular in industry [7]. Fig.1(a) is the schematic 
of so-fabricated SCE. A pulse voltage, making Joule heat, was applied to the circular PdO film in vacuum 
environment. The PdO film could be reduced to Pd by heating caused by Joule heat, than the submicron nanogap 
was formed. An activation process of depositing a chemical vapor deposition carbon layer on the Pd electrode was 
followed to narrow the fissure to nanometer scale. [9] The high temperature environment during the process of PdO 
film reduced to Pd limits the selection of substrate materials and the carbon depositing process must be followed the 
monitoring of fissure size. This method is still rather complicated and difficult to control the fracture’s size evenly. 
(a) (b) 
Fig 1 A schematic plot of the SCE structure (a) is conventional SCE and (b) Novel SCE 
In this paper, we present a simple method to fabricate metal thin film nano-gaps. Almost ten times of thermal 
expansion coefficients, comparing thin polymer film (bottom layer, PMMA: Polymethyl-methacrylate) with thin 
metal film (top layer, Pd), are used to make different stress during the variation of environment temperature. The 
coefficient of thermal expansion of Pd is about 10×10-6 from -200  to 300  and PMMA is about 7×10ć ć -5 at the 
temperature level of less than its Tg. Through adjusting heat or freeze time, the crack’s size can be limited into the 
range of several nanometers to microns, the buckle height from 0 to tens microns and the crack angle from 0 to ~ 60 
degrees. Comparing the different structured nano-gaps, the current-voltage characteristics including conducting 
mechanisms are investigated. The power consumptions from plane cracks and cracks with delamination can be 
observed, and the optimal nano-gap and its structure, which is more responsive to the need of SCE, will be achieved. 
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2. Fabrication of nano-gaps electrode in Pd thin film 
The commonly used materials Pd in SED is also adopted in the configuration of two (plane crack and 
delamination with crack) types of SCE, and the schematic of the SCE structures are shown in Fig. 1(b). Three steps 
of nanofissure fabrication are proposed. Step I, Pt electrodes are fabricated by photolithography technique. P-type 
(100) Si wafer is used as the substrate. A 200-nm-thick SiO2 insulator layer (as shown in Fig. 1 and Fig. 2) is first 
thermally grown on Si substrate. The pattern of platinum (Pt) electrode is made with photolithography process also. 
Then, the 100-nm-thick Pt film is deposited by magnetron sputtering system (ACS-4000-C4, ULVAC). The purity 
of magnetron sputtering Pt target is 99.99%, and the sputtering gas of Ar is 99.999% with 20 sccm under the 
pressure of 1.3×10-1 Pa. The sputtering power is kept at 600W and sputtering time is 90 secs. The following lift-off 
process is carried out to remove the additional resist film and preserve the Pt electrode patterns, and a polymer 
micronline between two electrodes is formed at the same time. The feature sizes are 100-nm-thick, 50-um-wide, 
100-um-long, and 10-um-distance between two electrons. 
Fig .2 Cross-section of the Pd/PMMA/SiO2 multilayer on Si substrate 
Step II is the process of Pd thin film fabrication. With the designed mask patterns, the Pd films are deposited over 
the whole surface under a base pressure of 5.0×10-5 Pa by the same magnetron sputtering system. The Pd film is 
reactively sputtered from a pure Pd (99.99%) target in the sputtering gas of Ar (99.999%) with 25 sccm under the 
pressure of 1.3×10-1 Pa. The sputtering power is kept at 150 W, and the distance between the Pd target and the 
substrate is fixed to 15cm for ensuring the uniformity of sputtered films and sputtering adhesion strength [13]. 30 
secs is required to deposit the Pd films with a thickness of 100 nm. Lift-off photolithography process is performed 
again to deposit Pd strip of 100-nm–thick, 120-um-wide and 160-um-long. 
Fig.3 Schematic process of crack, buckle, delamination in thin solid film 
Step III Fig 3 is the process of nanogap fabrication of SCE. The multi-layers of Pt/Poymer/Pd/SiO2 films stack 
the structure as shown in Fig. 1 and Fig. 2. The device was firstly heated to ~100oC until some part of the top layer 
bulged into a hemisphere with height about 10 μm (Fig. 4);The liquid nitrogen is used to decrease the environment 
temperature (about minus 190ć) of the chips. Through adjusting the distance between chip to liquid nitrogen 
surface from 5mm, 10mm to 15mm, the temperature are about -150ć, -110ć, and -70ć, respectively. When the 
chip is placed into the cooling cell, through adjusting the cooling time the different feature sizes of cracks can be 
obtained (Fig. 5). In addition, a local area frozen method with dipping liquid nitrogen is also used to limit the films 
inner stress into special positon, which can make the cracks in the positioning place. Above mentioned method can 
make cracks in plane of Pd film. Before the fractures occur in metal film, the separation between the metal film and 
the polymer layer can be promoted by increasing the temperature of chip through heating the Si substrate. Different 
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expansion ration between Pd film and PMMA causes the compression force in Pd film, shown as in Fig. 3, and the 
buckle and delamination between two films can be achieved. Also, the gas of evaporate in the polymer can make the 
plastic distortion in Pd film and enhance the bubble height. The volume of the metal bubble is controlled by the 
temperature and heating time. (Fig 4 shows the different temperature and heating time corresponding to the bubble 
size) With above frozen process the cracks on the bubble surface can be localized. Obviously, when an electric field 
(over ten volts) is applied on the nano size cracks, the direction of scattering electrons in plane nano-gaps mainly 
distributes in the room which parallels to the substrate. Thus, the distribution of electrons emission in a title angle 
(as shown in Fig 1(b)) is more adaptable to SCE.  
 (e) 
Fig.4 Relationship between heating temperature and the displacement of the buckle 
 
 (e) 
Fig.5 Relationship between liquid nitrogen cooling time and the size of the crack 
3. Results and discussion 
In this work, patterned polymer (PMMA) layer (1 μm thickness) by imprint technique as a substrate prior to Pd 
film deposition (100 nm thickness) can create areas of low interface adhesion surrounded by regions of high 
adhesion, as shown in Fig. 3, unpatterned regions are directly bonded to SiO2 with higher adhesion. This geometry 
is similar to the Euler’s famous Elastica (the axially loaded rod), and beside the stretching and bending of the mean 
surface there is one additional space dimension which will result in rather complex secondary buckling patterns. [14 
15 16 17 18] Different from the patterned super-thin film (~ 3 nm thickness) as the bottom layer to decrease the 
adhesion between the diamond-like-carbon film and substrate (Si 100) [19], the polymer thickness is about one 
micron with tens microns width, same as the traditional SCE’s feature sizes in plane. This special structure can 
improve the height of electron emitter and is helpful for enhancement of the electrons emission. Considering the 
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wrinkling and buckle delamination are two typical buckling modes [14 15 16 17 18], the former occurs with 
relatively stiff substrates while the latter occurs only when the substrate is very soft, thus, the buckling process in 
our works can be equivalent to elastic thin films on elastic substrate based on the thickness ratio of ten to one 
between the polymer layer and the metal film. The effect of elastic deformation in the SiO2 substrate can be 
essentially neglected because of the fixed-end condition at the edge of delamination, the critical compressive biaxial 
stress at the onset of buckling, cV , and the associated normal displacement of the buckling mode, w  are˖ 
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Where  21 Q EE f  is the plane-strain moduli, and E  and Q  are the Young’s modulus and Posiion’s raio of 
the metal film, and h  is its thickness, [  dimensionless buckling amplitude. [20] Cracks in the metal film can be 
driven by frozen treatment. The technique used for controlling the cracking process is based on the work by Gecit, 
Lu and Erdogan, Civelek, and Suo and Hutchinson. [21] Fig. 3 shows the plane-strain and the distribution of stress 
based on the different thermal expansion coefficients between the metal film and polymer layer. Considering the 
fixed-end condition of SiO2 to the polymer bottom, the contraction of polymer due to the decreasing temperature 
will pull the metal film channel cracking.  
Different structures of SCE’ emitter, deformed Pd nano-gaps, has been investigated by Y. Li et al. [22] They used 
the hydrogen absorption under high-pressure treatment to fabricate nanogap with different angle on the xz plane, 
and formulated an effective calibration model to calculate the electron emitting properties of a coplanar non-
coplanar cathode. In order to improve the emission current of the nanogap, the surface modification for the Pd 
electrodes is very necessary. In the field emission process, electron emission is modeled by the Fowler-Nordheim 
(F-N) equation [23] 
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Where E is the normal component of the electric field at the emitter surface, M  is the work function of the 
emission material, and v(y) = 0.95 í y2, with y = 3.79 × 10í5 × E1/2/M  being in SI unit. The emission current 
density is determined by (3) according to the local electric field, the work function of emitter material, and the 
geometric factors. In Li’s experimental results [17], even the thickness of Pd film is only 30 nm and compared to the 
overall emitter, so called 3D emitter structure, is small enough to be ignored, it enhances the surface roughness of 
the nanogaps and generates higher electric fields for the electron emission. Because there is no obvious change in z 
direction of the emitter structure, the applied electronic field E still has not been affected. But, the increase of E at 
the same applied voltage condition will add the emission current density far higher than the traditional coplanar 
electrode. The E can be changed with equation (4) 
dVkE E                               (3) 
where V is the applied voltage, d the inter-electrode distance, and k the constant (always k=1). For large 
continuous thin film electrode the ȕ values remain almost unaffected (about 1.2). So, decreasing d, same as improve 
the electrode height, can directly increase E and emission electrode density. Fig 6 show the Field emission test 
results of the SED prototype. It is different from the changes of surface roughness or gap’s direction in xz plane to 
only adjust the electrons emission direction and distribution spatial region.  
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Fig 6 Field emission test results of the SED prototype (a)Conduction current of the SED prototype (b)Emission 
current of the SED prototype (c) Light image of SCE array 
4. Conclusions and outlook 
Investigation of the field emission characteristics of the proposed structure fabricated by thermal expansion 
treatment has been performed by experiments. The cracks following Pd film delamination from the polymer layer 
can be controlled through adjusting heating temperature near the range of polymer’s Tg, and the frozen process from 
-196ć to -176ć can limited the channel cracks in metal film from 10nm to 100nm. The result of the metal film 
delamination from the substrate increases the height of the electron emitter, and the the inter-electrode distance can 
be decreased about 20% from the traditional field emission structure and greatly enhances the local applied field 
between electrodes. The kind of SCE structure exhibited non-planar F-N-like emission behaviour and higher 
emission electrons density comparing with the conventional structure.  
Using the proposed nanogap, it is also easy to build pairs of electrodes for contacts to nanometre scale species, 
with significant potential applications of the electron sources to field-emission displays. Advanced applications 
using this kind of nanogap structure are now under consideration, including molecular devices and chemical sensors. 
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